BIRCH, STEWART, KOLASCH & BIRCH, LLP

INTELLECTUAL PROPERTY LAW
8110 GATEHOUSE ROAD
SUITE 500 EAST
FALLS CHURCH, VA 22042
U S A

(703) 205-8000

FAX: (703) 205-8050
(703) 698-8590 (G IV)

e-mail mailroom@bskb.com
web: http://www.bskb.com

TERRELL C. BIRCH
RAYMOND C. STEWART
JOSEPH A. KOLASCH
JAMES M. SLATTERY
BERNARD L. SWEENEY*
MICHAEL K. MUTTER
CHARLES GORENSTEIN
GERALD M. MURPHY, JR.
LEONARD R. SVENSSON
TERRY L. CLARK
ANDREW D. MEIKLE
MARC S. WEINER
JOE McKINNEY MUNCY
ROBERT J. KENNEY
C. JOSEPH FARACI
DONALD J. DALEY
JOHN W. BAILEY
JOHN A. CASTELLANO, III

OF COUNSEL:
HERBERT M. BIRCH (1905-1996)
ELLIOT A. GOLDBERG*
WILLIAM L. GATES*
EDWARD H. VALANCE
RUPERT J. BRADY (RET.)*

*ADMITTED TO A BAR OTHER THAN VA

SENIOR COUNSEL:
ANTHONY L. BIRCH

GARY D. YACURA
THOMAS S. AUCHTERLONIE
MICHAEL R. CAMMARATA
JAMES T. ELLER, JR.
SCOTT L. LOWE
JOSEPH H. KIM, PH.D.*
RICHARD S. MYERS, JR.*
MARY ANN CAPRIA
MICHAEL J. CORNELISON*
MARK J. NUELL, PH.D.
ROBERT V. RACUNAS
DARIN E. BARTHOLOMEW*
D. RICHARD ANDERSON
PAUL C. LEWIS
JERRY W. HOGGE

REG. PATENT AGENTS:
FREDERICK R. HANDREN
ANDREW J. TELESZ, JR.
MARYANNE LIOTTA, PH.D.
MAKI HATSUMI
STEVEN P. WIGMORE
ESTHER H. CHIN
MIKE S. RYU
W. KARL RENNER
CRAIG A. McROBBIE
GARTH M. DAHLEN
LAURA C. LUTZ

Date: February 2, 1999
Docket No.: 0465-0552P-SP

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): SONG, Chi Hyung

For: DEVICE FOR CONVERTING VIDEO FORMAT

Enclosed are:

_X_ A specification consisting of 30 pages

_X_ 10 sheet(s) of Formal drawings

_X_ An assignment of the invention

_X_ Certified copy of Priority Document(s)

_X_ Executed Declaration _X_ Original ___ Photocopy

___ A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27

___ Preliminary Amendment

___ Information Disclosure Statement, PTO-1449 and reference(s)

___ Other ____

The filing fee has been calculated as shown below:

			LARGE ENTITY			SMALL ENTITY	
FOR	NO. FILED	NO. EXTRA	RATE	FEE		RATE	FEE
BASIC FEE	*********** *********** ***********	********** ********** **********	***** ***** *****	$760.00	or	**** **** ****	$380.00
TOTAL CLAIMS	23 - 20 =	3	x18 =$	54.00	or	x 9 = $	0.00
INDEPENDENT	2 - 3 =	0	x78 =$	0.00	or	x 39 = $	0.00
MULTIPLE DEPENDENT CLAIM PRESENTED no			+260 = $	0.00	or	+130 = $	0.00
			TOTAL $	814.00		TOTAL $	0.00

_X_ A check in the amount of $_854.00_ to cover the filing fee and recording fee (if applicable) is enclosed.

___ Please charge Deposit Account No. 02-2448 in the amount of $_________. A triplicate copy of this transmittal form is enclosed.

___ No fee is enclosed.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. 1.16 or under 37 C.F.R. 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By ______________________

TERRY L. CLARK
Reg. No. 32,644
P. O. Box 747
Falls Church, Virginia 22040-0747

(703) 205-8000
TLC/tnp

DEVICE FOR CONVERTING VIDEO FORMAT

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a device for converting a video format in a digital television receiver.

Background of the Related Art

The digital TV receiver should be capable of processing, and providing videos of different formats, to require a device for converting an input video format into an output video format. As shown in Fig. 1, a related art device for converting a video format is provided with a vertical interpolation unit 11 having a plurality of vertical N:M interpolators 11a, 11b, 11c, ---, connected in parallel, a horizontal interpolation unit 12 having a plurality of horizontal N:M interpolators 12a, 12b, 12c, 12d, — , connected in parallel, and a multiplexer 13. For example, if a received video format is "720x1280", the vertical 2:3 interpolator 11a and the horizontal 2:3 interpolator 12a subject the received video format to interpolation, to provide a converted video format of "1280x1920" through the multiplexer 13. And, if the received video format is "720x1280", the vertical 2:3 interpolator 11a and the horizontal 2:3 interpolator 12a subject the received video format to interpolation, to provide a converted video format of "1080x1920" through the multiplexer 13. In other word, the related art device requires many vertical N:M interpolators and many horizontal N:M interpolators depending on a number of received video formats. Thus, since the related art device requires new interpolators every time a new input format is added, the related art device has a demerit of having a large size. And, the related art device has a demerit that a modification of a circuit for adoptation of the new input or output video is not easy. In order to overcome the foregoing demerits, as shown in Fig. 2, U.S.P. 5,528,301 teaches use of 3 filters. That is, a decimation filter in Fig. 2 decimates a received video format at a

coefficient for each aspect ratio of received video format. Then, a band limiting filter 22 limits a frequency band, and, finally, an interpolation filter 23 filters the limited video signal, to provide a low frequency band only, to provide a desired video format from the interpolation filter, at the end. However, the use of three filters costs high and causes the size larger. And, because determination of tap coefficients are complicated, the design is not easy.

SUMMARY OF THE INVENTION

Accordingly, the present invention is directed a device for converting a video format in a digital television receiver that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

An object of the present invention is to provide a device for converting a video format in a digital television receiver, which can be realized with a small sized hardware and applicable to a new format with easy.

Other object of the present invention is to provide a device for converting a video format in a digital television receiver, which costs low.

Another object of the present invention is to provide a digital TV receiver provided with a low cost device for converting a video format.

Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, the device for converting a video format includes

a control unit for determining a conversion operation to be conducted at a time point according to an input video format of an input video signal and an output video format of an output video signal desired to provide, and providing control signals suitable for the operation to be conducted at the time point. A processing unit conducts operations required for converting the input video format into the output video format desired to provide in response to the control signals form the control unit. The processing unit has a first processing unit and a second processing unit. The first processing unit includes a delay for delaying a received luminance signal, an operand mapping unit for utilizing the delayed luminance signal from the delay and a luminance signal received presently in determining initial operands to be used in a conversion operation equation, i.e., a first value 'a' and a second value 'b', according to a format conversion ratio, a numerator generating unit for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit, and a denominator generating unit for selecting a denominator of the conversion operation equation, dividing the numerator of the conversion operation equation from the numerator generating unit with the selected denominator, to obtain a converted luminance signal. the second processing unit includes a delay for delaying a chrominance signal, an averaging unit for averaging a chrominance signal Cn-1 received presently and the chrominance signal delayed in the delay, a first multiplexer for selectively providing either one of the chrominance signal received presently and a value from the averaging unit under the control of the control unit, a second multiplexer for selectively providing either one of the chrominance signal Cn delayed in the delay and a value from the averaging unit under the control of the control unit, an operand mapping unit for utilizing the delayed luminance signal from the delay and a luminance signal received presently in determining initial operands to be used in a conversion operation equation, i.e., a first value

'a' and a second value 'b', according to a format conversion ratio, a numerator generating unit for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit, and a denominator generating unit for selecting a denominator of the conversion operation equation, dividing the numerator of the conversion operation equation from the numerator generating unit with the selected denominator, to obtain a converted luminance signal.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention:

In the drawings:

Fig. 1 illustrates a block diagram showing one of systems of a related art device for converting a video format;

Fig. 2 illustrates a block diagram showing another one of systems of a related art device for converting a video format;

Fig. 3A illustrates a block diagram showing a system of a device for converting a video format in accordance with a preferred embodiment of the present invention, schematically;

Fig. 3B illustrates a block diagram showing key parts of the device shown in Fig. 3A;

Fig. 3C illustrates a block diagram showing detail of Fig. 3B;

Fig. 4 illustrates a diagram for explaining different display modes of a digital TV receiver;

Fig. 5 illustrates a block diagram showing a system of the first processing unit in Fig. 3C;

Fig. 6 illustrates a detailed system of Fig. 5;

Fig. 7 illustrates a block diagram showing a system of the second processing unit in Fig. 3C;

Figs. 8A and 8B illustrate diagrams each for explaining a process for converting a luminance signal in a horizontal direction;

Figs. 9A and 9B illustrate diagrams each for explaining a process for converting a chrominance signal in a horizontal direction; and,

Fig. 10 illustrates a block diagram showing another system of a device for converting a video format in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Fig. 3A illustrates a block diagram showing a system of a device for converting a video format in accordance with a preferred embodiment of the present invention, schematically.

Referring to Fig. 3A, an input video signal is low pass filtered through a filter unit 100 and has its format converted in vertical, and horizontal directions to match to a desired output format through a vertical format converting unit 200 and a horizontal format converting unit 300. In Fig. 3A, reference numeral 400 denotes a tuner for synchronizing to a signal of a desired channel, 500 denotes an intermediate frequency(IF) signal generating unit for generating an intermediate frequency signal of the synchronized channel signal, 600 denotes an audio signal processing unit for processing the intermediate frequency signal such that only an audio signal

in the intermediate frequency signal is audible, and 700 denotes a video signal processing unit for processing a video signal in the intermediate frequency signal for obtaining a chrominance signal and a luminance signal. In Fig. 3A, Y denotes a luminance signal in the video signal, Cb and Cr denote chrominance signals. Each of the vertical format converting unit 200 and the horizontal format converting unit 300 shown in Fig. 3A has a system as shown in Fig. 3B. That is, Fig. 3B illustrates a detailed block diagram of the vertical format converting unit 200 or the horizontal format converting unit 300. Fig. 3B shows a control unit 31 and a processing unit 32, for making an operation to obtain a desired output video format. The control unit 31 determines an operation which should be conducted at the next time based on an operation conducted presently according to an input video format and an output video format, and controls the processing unit 32 for making the operation which should be conducted at the next time. That is, the control unit 31 provides a linear interpolation equation for converting input format into output format according to the input video format and the output video format and an operation equation required for the format conversion using a symmetry of the linear interpolation equation to the processing unit 32, and the processing unit 32 conducts the operation. Fig. 3C illustrates a block diagram a detailed system of Fig. 3B. In Fig. 3C, the processing unit 32 in Fig. 3B includes a first processing unit 32A for converting a luminance signal Y format in a received video signal to a desired format, a second processing unit 32B for converting chrominance signal Cb and Cr formats in the received video signal into desired formats, and a separating unit 32c for separating the received video signal into chrominance signals Cb and Cr and a luminance signal Y.

Fig. 4 illustrates a diagram for explaining different display modes of a digital TV receiver, wherein 5 modes of conversion of a received video format with an aspect ratio of 16:9 or 4:3 into

a display video format with an aspect ratio of 16:9 are shown. The five modes are mode I-1, mode I-2, mode II-1, mode II-2, mode III. Tables 1, 2, and 3 shows relations between input video formats and output video formats in a digital TV receiver.

Table 1

Input	Output	Mode	V(verti.) ratio	H(horiz.) ratio
1080x1920, 16:9	540x1920, 16:9	mode I-2	1:1(540)	1:1(1920)
540x1920, 16:9	540x1920, 16:9	zoom	1:2(1080)	1:2(3840)
720x1280, 16:9	540x1920, 16:9	mode I-2	4:3(540)	2:3(1920)
	540x1920, 16:9	zoom	2:3(1080)	1:3(3840)
480x720, 16:9	480x1728, 16:9	mode I-1	1:1(480)	5:12(1728)
	540x1920, 16:9	mode I-2	8:9(540)	3:8(1920)
240x720, 16:9	480x1728, 16:9	mode I-1	1:2(480)-De	5:12(1728)
480x720, 4:3	480x1728, 16:9	mode I-1	1:1(480)	5:12(1728)
	540x1920, 16:9	mode I-2	8:9(540)	3:8(1920)
	540x1280, 4:3	mode II-1	1:1(480)	9:16(1280)
	540x1440, 4:3	mode II-2	8:9(540)	1:2(1440)
	540x1920, 4:3	mode III	2:3(720)	3:8(1920)

Table 2

Input	Output	Mode	V(verti.) ratio	H(horiz.) ratio
240x720, 4:3	480x1728, 16:9	mode I-1	1:2(480)-De	5:12(1728)
	480x1280, 4:3	mode II-1	1:2(480)-De	9:16(1280)
	540x1920, 4:3	mode III	1:3(720)-De	3:8(1920)
480x640, 4:3	480x1706, 16:9	mode I-1	1:1(480)	3:8(1706)
	540x1920, 16:9	mode I-2	8:9(540)	1:3(1920)
	480x1280, 4:3	mode II-1	1:1(480)	1:2(1280)
	540x1440, 4:3	mode II-2	8:9(540)	4:9(1440)
	540x1920, 4:3	mode III	2:3(720)	1:3(1920)
240x640, 4:3	480x1706,16:9	mode I-1	1:2(480)-De	3:8(1706)
	480x1280, 4:3	mode II-1	1:2(480)-De	1:2(1280)
	540x1920, 4:3	mode III	1:3(720)-De	1:3(1920)
768x1240, 4:3	540x1489, 4:3	mode II-2	17:12(542)-De	11:16(1489)

Table 3

Input	Output	Mode	V(verti.) ratio	H(horiz.) ratio
480x768, 4:3	480x1728, 16:9	mode I-1	1:1(480)	4:9(1728)
	540x1920, 16:9	mode I-2	8:9(540)	2:5(19280)
	480x1280, 4:3	mode II-1	1:1(480)	3:5(1280)
	540x1440, 4:3	mode II-2	8:9(540)	8:15(1440)
	540x1920, 4:3	mode III	2:3(720)	2:5(1920)
240x768, 4:3	480x1728, 16:9	mode I-1	1:2(480)-De	4:9(1728)
	480x1280, 4:3	mode II-1	1:2(480)-De	3:5(1280)
	540x1920, 4:3	mode III	1:3(720)-De	2:5(1920)

In tables 1, 2, and 3, modes I denote cases when an output format has an aspect ratio of 16:9, and modes II and modes III are cases when a format has an aspect ratio of 4:3. The "De" in the vertical ratio column in tables 1, 2, and 3 denotes that a de-interlacing is conducted, in which an interlaced scanning video is converted into a progressive scanning video.

Details of the first processing unit 32A and the second processing unit 32B both shown

in Fig. 3C will be explained. Fig. 5 illustrates a block diagram showing a system of the first processing unit 32A in Fig. 3C.

Referring to Fig. 5, the first processing unit 32A includes a delay 321 for delaying a received luminance signal, an operand mapping unit 322 for utilizing the delayed luminance signal Yn from the delay 321 and a luminance signal Yn-1 received presently in determining initial operands to be used in a conversion operation equation, i.e., a first value 'a' and a second value 'b', according to a format conversion ratio, a numerator generating unit 323 for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit 322, and a denominator generating unit 324 for selecting a denominator of the conversion operation equation, dividing the numerator of the conversion operation equation from the numerator generating unit 323 with the selected denominator, to obtain a converted luminance signal. The control unit 31 recognizes the conversion operation equation which should be executed according to the input/output video formats and controls the operand mapping unit 322, the numerator generating unit 323, and the denominator generating unit 324, such that the operand mapping unit 322, the numerator generating unit 323, and the denominator generating unit 324 conduct the conversion operation equation.

Fig. 6 illustrates a block diagram showing a detailed system of the first processing unit 32A in Fig. 5.

Referring to Fig. 5, the operand mapping unit 322 includes a first multiplexer 61 for providing a first value 'a', an initial operand, of the conversion operation equation according to a format conversion using the delayed luminance signal Y1 from the delay 321 and a luminance signal Y2 received presently, and a second multiplexer 62 for providing a second value 'b', an initial operand, of the conversion operation equation according to a format conversion using the

delayed luminance signal Y1 from the delay 321 and a luminance signal Y2 received presently. The numerator generating unit 323 includes a first shift left 63 for shifting the first value 'a' from the first multiplexer 61 to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(a, 2a, 4a, 8a, ---) from the first value 'a', a second shift left 64 for shifting the second value 'b' from the second multiplexer 62 to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(b, 2b, 4b, 8b, ---) from the second value 'b', a third multiplexer 65 for receiving the values a, 2a, 4a, 8a, --- from the first shift left 63 and selecting and forwarding one of the values under the control of the control unit 31, a fourth multiplexer 66 for selectively providing either one of "a" and "0" from the first shift left 63 under the control of the control unit 31, a fifth multiplexer 67 for selectively providing either one of values b, 2b, 4b, and 8b from the second shift left 64 under the control of the control unit 31, a sixth multiplexer 68 for receiving the values 4b, 8b, and 16b from the second shift left 64 and "0" and selectively providing any one of the received ones under the control of the control unit 31, a seventh multiplexer 71 for receiving the values b, 2b, and 4b from the second shift left 64 and "0" and selectively providing any one of the received ones under the control of the control unit 31, an operator 68 for subjecting a value from the third multiplexer 65 and a value from the fourth multiplexer 66 to operation(addition or subtraction), a first adder 70 for adding values from the fifth multiplexer 67 and the first multiplexer 71, a subtracter 72 for subtracting a value from the seventh multiplexer 71 from a value from the first adder 70, and a second adder 73 for adding values from the operator 69 and the subtracter 72, to generate a numerator f1 of the conversion operation equation. The denominator generating unit 324 includes a shift right 74 for shifting the numerator f1 from the numerator generating unit 323 to a right direction by units of (n)th power of 2(2^n, n = 0, 1, 2, 3, ---), to provide a plurality of values ½, 1/4, 1/8, 1/16, ---,

(n = 0, 1, 2, 3, ---), an eighth multiplexer 75 for receiving the values f1, f1/2, and f1/4 from the shift right 74 and providing any one of the values under the control of the control unit 31, a divider 76 for dividing a value from the eighth multiplexer 75 by three, a ninth multiplexer 77 for selectively providing either one of a value f1 from the numerator generating unit 323 and the value from the first divider 76, a second divider 78 for dividing a value from the ninth multiplexer 77 by "five", a third divider 79 for dividing a value from the first divider 76 by "three", and a tenth multiplexer 80 for selectively providing one of values from the first, second, and third dividers 76, 78, and 79, a luminance signal Y2 received presently, and a value from the shift right 74 as a converted luminance signal under the control of the control unit 31. A detailed system as shown in Fig. 6 may be varied as a designer intends.

Fig. 7 illustrates a block diagram showing a system of the second processing unit 32B in Fig. 3C.

Referring to Fig. 7, the second processing unit 32B includes an averaging unit 92 for averaging a chrominance signal Cn-1 received presently and a chrominance signal delayed in the delay 91, a first multiplexer 93 for selectively providing either one of the chrominance signal Cn-1 received presently and a value from the averaging unit 92 under the control of the control unit 31, and a second multiplexer 94 for selectively providing either one of the chrominance signal Cn delayed in the delay 91 and a value from the averaging unit 92 under the control of the control unit 31, in addition to the first processing unit 32A shown in Fig. 5. Others in Fig. 7, such as the operand mapping unit 322, the numerator generating unit 323, and the denominator generating unit 324 are identical to those in Fig. 5 in all aspects, which shows a device for a luminance signal format conversion. The control unit 31 in Fig. 7 is also identical to the control unit 31 in Fig. 5 in all aspects. That is, control signals from the control unit 31 also are shared with the first

processing unit 32A for luminance signal format conversion. Accordingly, detailed explanations on Fig. 7 will be omitted.

A process for converting a luminance signal format in a horizontal direction using the foregoing device for converting a video format in a digital television receiver of the present invention will be explained in detail, with reference to Figs. 8A and 8B. Fig. 8A illustrates a diagram showing a process for converting a luminance signal in an input video signal in a horizontal direction when an input video format and an output video format have a horizontal direction ratio of 3:8, and Fig. 8B illustrates a diagram showing a process for converting a luminance signal in an input video signal in a horizontal direction when an input video format and an output video format have a horizontal direction ratio of 2:5. That is, as shown in Fig. 8A, by repeating operations of 'a', (a+7b)/8, (a+3b)/4, (3a+5b)/8, (a+b)/2, a desired output video format can be obtained when an input video format and an output video format have a horizontal direction ratio of 3:8. And, by repeating operations of 'a', (a+4b)/5, (2a+3b)/5, a desired output video format can be obtained when an input video format and an output video format have a horizontal direction ratio of 2:5. As explained, those operations are conducted by the operand mapping unit 322, the numerator generating unit 323, and the denominator generating unit 324. All operations required for format conversions for all horizontal ratios of the input format and the output format are 'a', (a+b)/2, (a+2b)/3, (a+3b)/4, (a+5b)/6, (a+7b)/8, (3a+5b)/8, (2a+9b)/9, (a+8b)/9, (4a+5b)/9, (a+11b)/12, (5a+7b)/12, (a+14b)/15, (2a+13b)/15, (4a+11b)/15, (7a+8b)/15, (a+15b)/16, (3a+13b)/16, (5a+11b)/16, and (7a+9b)/16. The above operations are arranged considering a symmetry.

Referring to Fig. 6, upon reception of the luminance signal Y2 received presently and the luminance signal Y1 delayed through the delay 321 on the same time, the operand mapping unit

322 selects the first value 'a' and the second value 'b' for the operations cited above being the luminance signal Y1 or the luminance signal Y2 using the first multiplexer 61 and the second multiplexer 62. For example, if the required operation is (3a+5b)/8, it determines whether it is conduction of (3Y1+5Y2)/8 or (3Y2+5Y1)/8. When the first value 'a' and the second value 'b' determined thus are provided to the first shift left 63 and the second shift left 64, the first value 'a' and the second value 'b', the operands, are made of required shift lefts. As a result, a plurality of intermediate numerator operands having coefficient different from one another are obtained from the first value 'a' and the second value 'b'. Then, final operands with required coefficients are generated through the third to seventh multiplexers 65, 66, 67, 68, and 71, the operator(adder or subtracter) 69, a first adder 70, a second adder 73, and subtracter 72, and final denominator of the operation is generated. Therefore, in the case of (3a+5b)/8 operation, the first shift left 63 shift lefts the received first value 'a', to obtain the above intermediate operands. From the intermediate operands, the third multiplexer 65 selects "2a" and the fourth multiplexer 66 selects "a", both of which are provided to the operator(adder or subtracter) 69. The operator (adder or subtracter) 69 subjects the intermediate numerators '2a' and 'a' from the third multiplexer 65 and the fourth multiplexer 66, to provide a first final operand "3a". And, the second shift left 64 shift lefts the received second value "b", to obtain a plurality of intermediate numerator operands. From the intermediate numerator operands, the fifth multiplexer 67 selects the second value "b", and the sixth multiplexer 68 selects "4b", both of which are provided to the first adder 70. The first adder 70 adds the received "4b" and "b" to make "4a+b", and provides to the second adder 73 as a second final operand. In this instance, another second final operand may be calculated using the seventh multiplexer 71 and the subtracter 72. The second adder 73 adds the first final operand "3a" from the operator(adder or subtracter) 69 and the second final operand "5b" from

the subtracter 72, and provides a numerator "3a+5b" of the operation equation to the denominator generating unit 324. For dividing operation, the shift right 74 in the denominator generating unit 324 shift rights the numerator "3a+5b" many times, to provide a plurality of intermediate denominator operands with coefficients different from one another. For example, to obtain "3a+5b/8", the shift right" shifts right the numerator "3a+5b" by 3 bits to divide "3a+5b" by 8. That is, by right shifting by 3 bits, a coefficient of thirds power of ½(1/8) can be obtained. If a dividing operation can not be made only by the shifting of shift right 74, that is, in a case like 3, a first DIV 3 76 is used, in a case like 5, a DIV 5 78 is used, and in a case like 15, 15 is divided by 3 in the first DIV 3 76, divided by 5 in the DIV 5 78 again, and selectively provided through the tenth multiplexer 80. Thus, the system shown in Fig. 6 can carry out all horizontal conversion of the input video format and the output video format shown in Table 1. By simple change of a control program for the control unit 31, the shift left, and the shift right, i.e., by small addition to the adders and the subtracters, all operations, other than the format ratios of the input video format and the output video format shown in table 1, required for changing a complicated format change can be made without addition of a complicated hardware. In the meantime, the control unit 31 in Fig. 5 implements a state machine. That is, as shown in Fig. 8A, when a ratio between an input video format and an output video format is 3:8, the state transition proceeds along a path of equation (1), below.

$$a \rightarrow (3a+5b)/8 \rightarrow (a+3b)/4 \rightarrow (a+7b)/8 \rightarrow \text{---} \rightarrow a \quad \text{----------} \quad (1)$$

Accordingly, the control unit 31 provides control signals to the processing unit 32 so that the processing unit 32 processes respective operations. In response to the control signals, the processing unit 32 conducts respective operations. The control unit 31 can be implemented with hardware having a plurality of flip-flops and a small number of combinational logics.

Figs. 9A and 9B illustrate diagrams each for explaining a process for converting a chrominance signal in a horizontal direction; wherein Fig. 9A illustrates a case when a ratio of an input video format and an output video format is 3:8 and Fig. 9B illustrates a case when a ratio of an input video format and an output video format is 2:5. As the conversion processes of the formats are identical to the cases of Figs. 8A and 8B, the detail explanations will be omitted. The explanations up to now are mostly on a horizontal format conversion of a luminance signal. In the meantime, a chrominance signal format conversion can be implemented using almost identical system and process. And, the control signals from the control unit 31 are identical to the case of the luminance signal format conversion. Referring to Figs. 9A and 9B, one chrominance signal is provided at every two luminance signals. A new chrominance signal C12 or C23 is generated and provided from an introduction portion of the processing unit 32B to a portion to which no chrominance signal is provided. That is, as shown in Fig. 9A and 9b, since the chrominance signal is provided in a form of 4:2:2, the chrominance signal is present half of the luminance signal. Therefore, in order to fill in spaces between the chrominance signals, intermediate chrominance signals C12, C23, ---, are generated by the averaging unit 92. The received chrominance signals Cn-1, Cn and the newly generated intermediate chrominance signal are selected by the first multiplexer 93 and the second multiplexer 94 under the control of the control unit 31. Accordingly, the chrominance signals have a ratio of 4:4:4. Therefore, as shown in Fig. 3C, the control unit 31 can be shared with the first processing unit 32A which makes a luminance signal format conversion. And, the second processing unit 32B for making a chrominance signal format conversion may have a system identical to the first processing unit 32A.

Fig. 10 illustrates a block diagram showing another system of a device for converting a

video format in accordance with a preferred embodiment of the present invention. The device in Fig. 10 is identical to the device shown in Fig. 3A except for a ratio detecting unit 800. The ratio detecting unit 800 detects a format conversion ratio from an input video format to an output video format. Then, the ratio detecting unit 800 provides the detected format conversion ratio to the vertical format converting unit 200 and the horizontal format converting unit 300 shown in Fig. 3A, both having the control unit 31 and the processing unit 32. Then, each of the vertical format converting unit 200 and the horizontal format converting unit 300 converts an input video format into an output video format of the nearest ratio to a format conversion ratio detected by the ratio detecting unit 800, i.e., the nearest ratio among ratios already implemented based on the Table 1.

The present invention has the following advantages.

First, the device for converting a video format of the present invention can be embodied with a small sized hardware and requires very simple modification of hardware for being adoptive to an addition of a new format.

Second, the device of the present invention facilitates a size reduction by approx. 50%, that makes a compact size available.

Third, display of a variety of modes the user requires are made available with easy.

It will be apparent to those skilled in the art that various modifications and variations can be made in the device for converting a video format in a digital television receiver of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

What is Claimed is:

1. A device for converting a video format comprising:

a control unit for determining an operation conducted at the present time, recognizing an operation to be conducted at the next time based on the operation conducted at the present time, and providing control signals suitable for the operation to be conducted at the next time, according to an input video format of an input video signal and an output video format of an output video signal desired to provide; and,

a processing unit for conducting operations required for converting the input video format into the output video format desired to provide in response to the control signals form the control unit.

2. A device as claimed in claim 1, wherein the processing unit includes;

a first processing unit for converting a luminance signal format in the input video signal into a desired output video format,

a second processing unit for converting a chrominance signal format in the input video signal into a desired output video format, and

a separating unit for separating the received video signal into chrominance signals and a luminance signal.

3. A device as claimed in claim 2, wherein the first processing unit includes;

a delay for delaying a received luminance signal,

an operand mapping unit for utilizing the delayed luminance signal from the delay and a luminance signal received presently in determining initial operands to be used in a conversion

operation equation, i.e., a first value 'a' and a second value 'b', according to a format conversion ratio,

a numerator generating unit for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit, and

a denominator generating unit for selecting a denominator of the conversion operation equation, dividing the numerator of the conversion operation equation from the numerator generating unit with the selected denominator, to obtain a converted luminance signal.

4. A device as claimed in claim 3, wherein the operand mapping unit includes;

a first multiplexer for providing a first value 'a', an initial operand, of the conversion operation equation according to a format conversion using the delayed luminance signal Y1 from the delay and a luminance signal Y2 received presently, and

a second multiplexer for providing a second value 'b', an initial operand, of the conversion operation equation according to a format conversion using the delayed luminance signal Y1 from the delay and a luminance signal Y2 received presently.

5. A device as claimed in claim 3, wherein the numerator generating unit includes;

a first shift left for shifting the first value 'a' from the first multiplexer to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(a, 2a, 4a, 8a, ---) from the first value 'a', which are first intermediate operands,

a second shift left for shifting the second value 'b' from the second multiplexer to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(b, 2b,

4b, 8b, ---) from the second value 'b', which are second intermediate operands, and

an operation processing unit for conducting operations required for obtaining the final operands and the numerators in the conversion operation equation from the first intermediate operands and the second intermediate operands.

6. A device as claimed in claim 5, wherein the operation processing unit includes;

a third multiplexer for receiving the values a, 2a, 4a, 8a from the first shift left and selecting and forwarding one of the values under the control of the control unit,

a fourth multiplexer for selectively providing either one of "a" and "0" from the first shift left under the control of the control unit,

a fifth multiplexer for selectively providing either one of values b, 2b, 4b, and 8b from the second shift left under the control of the control unit,

a sixth multiplexer for receiving the values 4b, 8b, and 16b from the second shift left and "0" and selectively providing any one of the received ones under the control of the control unit,

a seventh multiplexer for receiving the values b, 2b, and 4b from the second shift left and "0" and selectively providing any one of the received ones under the control of the control unit,

an operator for subjecting a value from the third multiplexer and a value from the fourth multiplexer to different operation as necessary,

a first adder for adding values from the fifth multiplexer and the first multiplexer,

a subtracter for subtracting a value from the seventh multiplexer from a value from the first adder, and

a second adder for adding values from the operator and the subtracter, to generate a numerator f1 of the conversion operation equation.

7. A device as claimed in claim 6, wherein the operator is either an adder or a subtracter.

8. A device as claimed in claim 3, wherein the denominator generating unit shifts the numerator f1 from the numerator generating unit by units of (n)th power(n=0, 1, 2, 3, ---) of 2 in a right direction, to provide a plurality of values ½, 1/4, 1/8, 1/16, --- (n=0, 1, 2, 3, ---), and

an operation processing unit for processing operations required for obtaining denominator of the conversion operation equation and a luminance signal having a final converted format using the plurality of values.

9. A device as claimed in claim 8, wherein the operation processing unit includes;

an eighth multiplexer for receiving the values f1, f1/2, and f1/4 from the shift right and providing one of the values under the control of the control unit,

a first divider for dividing a value from the eighth multiplexer by three,

a ninth multiplexer for selectively providing either one of a value f1 from the numerator generating unit and the value from the first divider,

a second divider for dividing a value from the ninth multiplexer by "five",

a third divider for dividing a value from the first divider by "three", and

a tenth multiplexer for selectively providing one of values from the first, second, and third dividers, a luminance signal Y2 received presently, and a value from the shift right as a converted luminance signal under the control of the control unit.

10. A device as claimed in claim 2, wherein the second processing unit includes;

a delay for delaying a chrominance signal,

an averaging unit for averaging a chrominance signal Cn-1 received presently and the chrominance signal delayed in the delay,

a first multiplexer for selectively providing either one of the chrominance signal received presently and a value from the averaging unit under the control of the control unit, and

a second multiplexer for selectively providing either one of the chrominance signal Cn delayed in the delay and a value from the averaging unit under the control of the control unit,

an operand mapping unit for utilizing the delayed luminance signal from the delay and a luminance signal received presently in determining initial operands to be used in a conversion operation equation, i.e., a first value 'a' and a second value 'b', according to a format conversion ratio,

a numerator generating unit for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit, and

a denominator generating unit for selecting a denominator of the conversion operation equation, dividing the numerator of the conversion operation equation from the numerator generating unit with the selected denominator, to obtain a converted luminance signal.

11. A device as claimed in claim 10, wherein the operand mapping unit includes;

a third multiplexer for providing a first initial operand value 'a' of the conversion operation equation according to a format conversion using the signals from the first multiplexer and the second multiplexer, and

a fourth multiplexer for providing a second initial operand value 'b' of the conversion operation equation according to a format conversion using the signals from the first multiplexer

and the second multiplexer.

12. A device as claimed in claim 10, wherein the numerator generating unit includes;

a first shift left for shifting the value 'a' from the third multiplexer to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(a, 2a, 4a, 8a, ---) from the value 'a', which are first intermediate operands,

a second shift left for shifting the value 'b' from the fourth multiplexer to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(b, 2b, 4b, 8b, ---) from the value 'b', which are second intermediate operands, and

an operation processing unit for conducting operations required for obtaining the final operands and the numerators in the conversion operation equation from the first intermediate operands and the second intermediate operands.

13. A device as claimed in claim 12, wherein the operation processing unit includes;

a third multiplexer for receiving the values a, 2a, 4a, 8a from the first shift left and selecting and forwarding one of the values under the control of the control unit,

a fourth multiplexer for selectively providing either one of "a" and "0" from the first shift left under the control of the control unit,

a fifth multiplexer for selectively providing either one of values b, 2b, 4b, and 8b from the second shift left under the control of the control unit,

a sixth multiplexer for receiving the values 4b, 8b, and 16b from the second shift left and "0" and selectively providing any one of the received ones under the control of the control unit,

a seventh multiplexer for receiving the values b, 2b, and 4b from the second shift left and

"0" and selectively providing any one of the received ones under the control of the control unit,

an operator for subjecting a value from the third multiplexer and a value from the fourth multiplexer to different operation as necessary,

a first adder for adding values from the fifth multiplexer and the first multiplexer,

a subtracter for subtracting a value from the seventh multiplexer from a value from the first adder, and

a second adder for adding values from the operator and the subtracter, to generate a numerator f1 of the conversion operation equation.

14. A device as claimed in claim 13, wherein the operator is either an adder or a subtracter.

15. A device as claimed in claim 10, wherein the denominator generating unit shifts the numerator f1 from the numerator generating unit by units of (n)th power(n=0, 1, 2, 3, ---) of 2 in a right direction, to provide a plurality of values ½, 1/4, 1/8, 1/16, --- (n=0, 1, 2, 3, ---), and

an operation processing unit for processing operations required for obtaining denominator of the conversion operation equation and a luminance signal having a final converted format using the plurality of values.

16. A device as claimed in claim 15, wherein the operation processing unit includes;

an eighth multiplexer for receiving the values f1, f1/2, and f1/4 from the shift right and providing one of the values under the control of the control unit,

a first divider for dividing a value from the eighth multiplexer by three,

a ninth multiplexer for selectively providing either one of a value f1 from the numerator generating unit and the value from the first divider,

a second divider for dividing a value from the ninth multiplexer by "five",

a third divider for dividing a value from the first divider by "three", and

a tenth multiplexer for selectively providing one of values from the first, second, and third dividers, a chrominance signal Y2 received presently, and a value from the shift right as a converted chrominance signal under the control of the control unit.

17. A digital television receiver, comprising:

an antenna;

a tuner for synchronizing to a desired channel signal;

an intermediate frequency signal generating unit for generating an intermediate frequency signal of the synchronized channel signal;

an audio signal processing unit for processing an audio signal only in the intermediate frequency signal so that the audio signal is audible;

a video signal processing unit for processing a video signal only in the intermediate frequency signal for obtaining chrominance signals and a luminance signal;

a filter unit for low pass filtering the video signal from the video signal processing unit;

a vertical format converting unit for converting a video signal format from the filter unit in a vertical direction to match to a desired output signal format; and,

a horizontal format converting unit for converting a video signal format from the vertical format converting unit in a horizontal direction to match to a desired output video signal format, wherein each of the vertical format converting unit and the horizontal format converting unit

includes;

a control unit for determining an operation conducted at the present time, recognizing an operation to be conducted at the next time based on the operation conducted at the present time, and providing control signals suitable for the operation to be conducted at the next time, according to an input video format of an input video signal and an output video format of an output video signal desired to provide,

a first processing unit for converting a luminance signal format in the input video signal into a desired output video format,

a second processing unit for converting a chrominance signal format in the input video signal into a desired output video format, and

a separating unit for separating the received video signal into chrominance signals and a luminance signal.

18. A device as claimed in claim 17, wherein the first processing unit includes;

a delay for delaying a received luminance signal,

an operand mapping unit for utilizing the delayed luminance signal from the delay and a luminance signal received presently in determining initial operands to be used in a conversion operation equation, i.e., a first value 'a' and a second value 'b', according to a format conversion ratio,

a numerator generating unit for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit, and

a denominator generating unit for selecting a denominator of the conversion operation

equation, dividing the numerator of the conversion operation equation from the numerator generating unit with the selected denominator, to obtain a converted luminance signal.

19. A device as claimed in claim 18, wherein the operand mapping unit includes;

a first multiplexer for providing a first value 'a', an initial operand, of the conversion operation equation according to a format conversion using the delayed luminance signal Y1 from the delay and a luminance signal Y2 received presently, and

a second multiplexer for providing a second value 'b', an initial operand, of the conversion operation equation according to a format conversion using the delayed luminance signal Y1 from the delay and a luminance signal Y2 received presently.

20. A device as claimed in claim 18, wherein the numerator generating unit includes;

a first shift left for shifting the first value 'a' from the first multiplexer to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(a, 2a, 4a, 8a, ---) from the first value 'a', which are first intermediate operands,

a second shift left for shifting the second value 'b' from the second multiplexer to a left direction by units of an (n)th power of 2(2^n, n = 0, 1, 2, ---), to provide a plurality of values(b, 2b, 4b, 8b, ---) from the second value 'b', which are second intermediate operands, and

an operation processing unit for conducting operations required for obtaining the final operands and the numerators in the conversion operation equation from the first intermediate operands and the second intermediate operands.

21. A device as claimed in claim 18, wherein the denominator generating unit shifts the

numerator f1 from the numerator generating unit by units of (n)th power(n=0, 1, 2, 3, ---) of 2 in a right direction, to provide a plurality of values ½, 1/4, 1/8, 1/16, --- (n=0, 1, 2, 3, ---), and

an operation processing unit for processing operations required for obtaining denominator of the conversion operation equation and a luminance signal having a final converted format using the plurality of values.

22. A device as claimed in claim 17, wherein the second processing unit includes;

a delay for delaying a chrominance signal,

an averaging unit for averaging a chrominance signal Cn-1 received presently and the chrominance signal delayed in the delay,

a first multiplexer for selectively providing either one of the chrominance signal received presently and a value from the averaging unit under the control of the control unit, and

a second multiplexer for selectively providing either one of the chrominance signal Cn delayed in the delay and a value from the averaging unit under the control of the control unit,

an operand mapping unit for utilizing the delayed luminance signal from the delay and a luminance signal received presently in determining initial operands to be used in a conversion operation equation, i.e., a first value 'a' and a second value 'b', according to a format conversion ratio,

a numerator generating unit for generating a numerator in the conversion operation equation using the operands of the conversion operation equation from the operand mapping unit, and

a denominator generating unit for selecting a denominator of the conversion operation equation, dividing the numerator of the conversion operation equation from the numerator

generating unit with the selected denominator, to obtain a converted luminance signal.

23. A device as claimed in claim 17, further comprising a ratio detecting unit for detecting a format conversion ratio from an input video format to an output video format and providing the detected format conversion ratio to the vertical format converting unit and the horizontal format converting unit.

ABSTRACT

Device for converting a video format including a control unit for determining an operation conducted at the present time, recognizing an operation to be conducted at the next time based on the operation conducted at the present time, and providing control signals suitable for the operation to be conducted at the next time, according to an input video format of an input video signal and an output video format of an output video signal desired to provide, and a processing unit for conducting operations required for converting the input video format into the output video format desired to provide in response to the control signals form the control unit, thereby requiring very simple modification of hardware for being adoptive to an addition of a new format and facilitating display of a variety of modes the user requires.

FIG.1
Background Art



FIG.2
Background Art



FIG.3A


ANT
400
600
tuner
audio signal processing unit
100
200
300
converted Y,Cb,Cr
IF signal generating unit
video signal processing unit
Y,Cb,Cr
filter unit
Y,Cb,Cr
vertical format converting unit
Y,Cb,Cr
horizontal format converting unit
500
700
input/output format

FIG.3B


32
converted
Y,Cb,Cr
Y,Cb,Cr
processing unit
the present operation state
input/output format
control unit
31

FIG.3C


32
32A
first processing unit
converted Y
converted Y,Cb,Cr
Y,Cb,Cr of input video signal
32c
separating unit
32B
second processing unit
converted Cb,Cr
the present operation state
format of input video, and format of desired output video
control unit
31

FIG.4


input video
display region
1080
1920
mode I-1
960
1706 or 1728
mode I-2
mode II-1
960
1280
mode II-2
1440
mode III
1440

FIG.5


32A
322
323
324
Y
Yn-1
a
b
delay
321
Yn
operand mappoing unit
numerator generating unit
denominator generating unit
converted Y
control unit
31

FIG.6


322
323
324
Y1
Y2
first MUX
second MUX
61
62
63
64
x2
x4
x8
x16
a
2a
4a
8a
16b
8b
4b
2b
b
third MUX
65
fourth MUX
66
fifth MUX
67
sixth MUX
68
seventh MUX
71
first adder
70
sub-tracter
72
adder or sub-tracter
69
operand A
1,2,3,4,5,7
operand B
1,2,3,4,5,7,8
9,11,13,14,15
second adder
73
f1
74
/2
/4
/8
/16
eighth MUX
75
first DIV3
76
ninth MUX
77
DIV5
78
second DIV3
79
tenth MUX
/16
/4
/8
/2
/5
/15
/3
/6
/12
/9
new Y
80

FIG.7


32B
93
322
323
324
C
Cn-1
first MUX
operand mapping unit
a
munerator generating unit
denominator generating unit
converted C
delay
averaging unit
second MUX
b
321
Cn
92
94
control unit
31

FIG.8A



-requried operation

a, (a+7b)/8, (2a+6b)/8, (3a+5b)/8, (4a+4b)/8

⟶ (a+7b)/8, (a+3b)/4, (3a+5b)/8, (a+b)/2

FIG.8B



-requried operation

a, (a+4b)/5, (2a+3b)/5

FIG.9A



-required operation

(a+7b)/8, (2a+6b)/8, (3a+5b)/8, (4a+4b)/8

→ (a+7b)/8, (a+3b)/4, (3a+5b)/8, (a+b)/2

FIG.9B



-required operation

(a+4b)/5, (2a+3b)/5

FIG.10


ANT
400
tuner
600
500
IF signal generating unit
audio signal processing unit
100
200
300
video signal processing unit
Y,Cb,Cr
filter unit
Y,Cb,Cr
vertical format converting unit
Y,Cb,Cr
horizontal format converting unit
converted Y,Cb,Cr
700
input/output format
ratio detecting unit
input/output ratio to be implemented
800

BIRCH, STEWART, KOLASCH & BIRCH, LLP

PLEASE NOTE: YOU MUST COMPLETE THE FOLLOWING:

COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT AND DESIGN APPLICATIONS

ATTORNEY DOCKET NO. 465-552P

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one inventor is named below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Insert Title: DEVICE FOR CONVERTING VIDEO FORMAT

Fill in Appropriate Information - For Use Without Specification Attached:

the specification of which is attached hereto. If not attached hereto,

the specification was filed on _____ as
United States Application Number _____; and /or

the specification was filed on _____ as PCT
International Application Number _____; and was
amended under PCT Article 19 on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56.

I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (six months for designs) prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 (a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Insert Priority Information: (if appropriate)

Prior Foreign Application(s) (Number)	(Country)	(Month/Day/Year Filed)	Priority Claimed
2940/1998	Korea	FEB/03/1998	☒ Yes ☐ No
			☐ Yes ☐ No
			☐ Yes ☐ No
			☐ Yes ☐ No
			☐ Yes ☐ No

I hereby claim the benefit under Title 35, United States Code, §119(e) of any United States provisional application(s) listed below.

Insert Provisional Application(s): (if any)

(Application Number) _____ (Filing Date) _____

(Application Number) _____ (Filing Date) _____

All Foreign Applications, if any, for any Patent or Inventor's Certificate Filed More Than 12 Months (6 Months for Designs) Prior To The Filing Date of This Application:

Insert Requested Information: (if appropriate)

Country	Application No	Date of Filing (Month/Day/Year)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Insert Prior U.S. Application(s): (if any)

(Application Number) _____ (Filing Date) _____ (Status - patented, pending, abandoned) _____

(Application Number) _____ (Filing Date) _____ (Status - patented, pending, abandoned) _____

I hereby appoint the following attorneys to prosecute this application and/or an international application based on this application and to transact all business in the Patent and Trademark Office connected therewith and in connection with the resulting patent based on instructions received from the entity who first sent the application papers to the attorneys identified below, unless the inventor(s) or assignee provides said attorneys with a written notice to the contrary:

Terrell C. Birch	(Reg. No. 19,382)	Raymond C. Stewart	(Reg. No. 21,066)
Joseph A. Kolasch	(Reg. No. 22,463)	James M. Slattery	(Reg. No. 28,380)
Bernard L. Sweeney	(Reg. No. 24,448)	Michael K. Mutter	(Reg. No. 29,680)
Charles Gorenstein	(Reg. No. 29,271)	Gerald M. Murphy, Jr.	(Reg. No. 28,977)
Leonard R. Svensson	(Reg. No. 30,330)	Terry L. Clark	(Reg. No. 32,644)
Andrew D. Meikle	(Reg. No. 32,868)	Marc S. Weiner	(Reg. No. 32,181)
Joe McKinney Muncy	(Reg. No. 32,334)	Andrew F. Reish	(Reg. No. 33,443)
C. Joseph Faraci	(Reg. No. 32,350)	Donald J. Daley	(Reg. No. 34,313)

Send Correspondence to: **BIRCH, STEWART, KOLASCH & BIRCH, LLP**

P.O. Box 747 • Falls Church, Virginia 22040-0747

Telephone: (703) 205-8000 • Facsimile: (703) 205-8050

PLEASE NOTE: YOU MUST COMPLETE THE FOLLOWING:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First or Sole Inventor: Insert Name of Inventor; Insert Date This Document is Signed; Insert Residence; Insert Citizenship; Insert Post Office Address

GIVEN NAME / FAMILY NAME	INVENTOR'S SIGNATURE	DATE*
Chi Hyung SONG	Chi Hyung Song	JAN/15/1999
Residence (City, State & Country): Seoul, Korea		CITIZENSHIP: Republic of Korea
POST OFFICE ADDRESS (Complete Street Address including City, State & Country): Olympic Sonsuchon APT. 127-806, Pang-i-dong Songpa-gu, Seoul, Korea		

Full Name of Second Inventor, if any: see above

GIVEN NAME / FAMILY NAME	INVENTOR'S SIGNATURE	DATE*
Residence (City, State & Country)		CITIZENSHIP
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		

Full Name of Third Inventor, if any see above

GIVEN NAME / FAMILY NAME	INVENTOR'S SIGNATURE	DATE*
Residence (City, State & Country)		CITIZENSHIP
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		

Full Name of Fourth Inventor, if any see above

GIVEN NAME / FAMILY NAME	INVENTOR'S SIGNATURE	DATE*
Residence (City, State & Country)		CITIZENSHIP
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		

Full Name of Fifth Inventor, if any see above

GIVEN NAME / FAMILY NAME	INVENTOR'S SIGNATURE	DATE*
Residence (City, State & Country)		CITIZENSHIP
POST OFFICE ADDRESS (Complete Street Address including City, State & Country)		

* DATE OF SIGNATURE